

**Listing of Claims:**

11. (previously added) An integrated circuit memory comprising:  
a plurality of memory arrays partitioned into first and second memory banks in  
correspondence with one of a plurality of mask options such that the first memory bank includes  
at least one but less than all of the plurality of memory arrays and the second memory bank  
includes a corresponding remainder of the plurality of memory arrays.

12. (previously added) The integrated circuit memory of claim 11 wherein  
each of the plurality of mask options corresponds to a different partitioning of the memory arrays  
into the first and second memory banks.

13. (previously added) The integrated circuit memory of claim 11 wherein  
memory operations can be carried out simultaneously in the first and second memory banks.

14. (previously added) The integrated circuit memory of claim 11 wherein  
each of the memory arrays in the first and second memory banks has substantially the same  
number of memory cells.

15. (previously added) The integrated circuit memory of claim 11 wherein  
each of the plurality of memory arrays includes a plurality of memory cells arranged along rows  
and columns, the integrated circuit memory further comprising:

column selection circuit coupled to select columns of cells in response to column  
addresses; and

row selection circuit coupled to select rows of cells in response to row addresses,  
wherein each of the plurality of mask options configures the row and column  
selection circuits to obtain a different partitioning of the plurality of memory arrays into the first  
and second memory banks.

16. (previously added) The integrated circuit memory of claim 15 wherein the  
row and column selection circuits respectively receive a first row address and a first column  
address for accessing one or more memory cells in the first memory bank, and the row and  
column selection circuits respectively receive a second row address and a second column address  
for accessing one or more memory cells in the second memory bank.

17. (previously added) The integrated circuit memory of claim 11 wherein the  
integrated circuit memory receives a first bank address and a second bank address, the first bank  
address including row and column addresses for accessing one or more memory cells in the first  
memory bank, and the second bank address including row and column addresses for accessing  
one or more memory cells in the second memory bank.

18. (previously added) The integrated circuit memory of claim 11 wherein the one of a plurality of mask options corresponds to one of a plurality of metal masks used to form a metal layer in the integrated circuit.

*Col 2, l 31 - 61*

19. (previously added) An integrated circuit memory comprising:  
a plurality of memory arrays each having memory cells arranged along rows and columns; and

reconfigurable row and column selection circuits coupled to access memory cells in the plurality of memory arrays in response to row and column addresses,

wherein one of a plurality of metal mask options is selected to configure the row and column selection circuits to obtain a desired partitioning of the plurality of memory arrays into first and second memory banks such that the first memory bank includes at least one but less than all of the plurality of memory arrays and the second memory bank includes a corresponding remainder of the plurality of memory arrays, and

wherein memory operations can be carried out simultaneously in the first and second memory banks.

20. (previously added) The integrated circuit memory of claim 19 wherein each of the plurality of metal mask options corresponds to a different partitioning of the memory arrays into the first and second memory banks.

21. (previously added) The integrated circuit memory of claim 19 wherein the integrated circuit memory receives a first bank address and a second bank address, the first bank address including row and column addresses for accessing one or more memory cells in the first memory bank, and the second bank address including row and column addresses for accessing one or more memory cells in the second memory bank.

22. (previously added) An integrated circuit memory comprising:  
a plurality of memory arrays each having memory cells arranged along rows and columns; and

reconfigurable row and column selection circuits coupled to access memory cells in the plurality of memory arrays in response to row and column addresses,

wherein the plurality of memory arrays are partitioned into first and second memory banks by configuring the row and column selection circuits into one of a plurality of mask-selectable configurations such that the first memory bank includes at least one but less than all of the plurality of memory arrays and the second memory bank includes a corresponding remainder of the plurality of memory arrays,

wherein each of the mask-selectable configurations corresponds to one of a plurality of metal masks used to form a metal layer in the integrated circuit.

23. (previously added) A method of forming an integrated circuit memory, comprising:

forming a plurality of memory arrays; and

partitioning the plurality of memory arrays into first and second memory banks by selecting one of a plurality of mask options such that the first memory bank includes at least one but less than all of the plurality of memory arrays and the second memory bank includes a corresponding remainder of the plurality of memory arrays.

24. (previously added) The method of claim 23 wherein each of the plurality of memory arrays includes a plurality of memory cells arranged along rows and columns, and the integrated circuit memory includes row and column selection circuits coupled to select memory cells in the plurality of memory arrays,

wherein the plurality of memory arrays are partitioned into first and second memory banks by configuring the row and column selection circuits into one of a plurality of mask-selectable configurations, each of the mask-selectable configurations corresponding to one of the plurality of mask options.

25. (previously added) The method of claim 23 wherein each of the plurality of mask options corresponds to a different partitioning of the memory arrays into the first and second memory banks.

26. (previously added) The method of claim 23 wherein memory operations can be carried out simultaneously in the first and second memory banks.

27. (previously added) A method of manufacturing an integrated circuit memory having row and column selection circuits coupled to a plurality of memory arrays, the method comprising:

applying one of a plurality of metal masks to form a metal layer and to configure the row and column select circuits to obtain a desired partitioning of the plurality of memory arrays into first and second memory banks such that the first memory bank includes at least one but less than all of the plurality of memory arrays and the second memory bank includes a corresponding remainder of the plurality of memory arrays,

wherein each of the plurality of metal masks corresponds to a different configuration of the row and column selection circuits, and each of the different configurations of the row and column selection circuits correspond to a different partitioning of the plurality of memory arrays into the first and second memory banks.